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1 Document Status Sheet
Document Title: Outer Tracker DAQ data format
Document Reference Number: LHCb-2007-040, EDMS 833984
Issue Revision Date Reason for change
Draft 1.0 31.07.2006 first version
1.1 04.08.2006 BxID added into OT specific header. Event
size calculation sections added.
1.2 09.08.2006 Compatibility and debugging support sec-
tions added.
1.3 09.08.2006 GOL header for all enabled links, even those
without hit.
1.4 11.08.2006 Unused PP will send less information to re-
duce event size.
Final 1.5 07.02.2007 General revision. Changed to LATEX.
Final 1.5.1 14.04.2007 Bank header description corrected
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2 Multiple Event Packet
Each TELL1 board will generate data in Multiple Event Packets (MEPs)
as shown in Fig. 1. Each MEP consists of a MEP header and a number of
events, given by the MEP factor (1...32). Each event starts with a MEP
sub-header followed by several banks of data. Each bank consists of a bank
header and the bank data. The formats of the MEP header, of the MEP
sub-header and of the bank header have been defined in Ref. [1] and are for
the sake of clarity recapitulated below.
Figure 1: Overview of the MEP hierarchy
2.1 MEP header
The MEP header, consisting of 3 words, 32 bits each, is sent at the begin of
each MEP. Its format, defined in Ref. [1], is shown in Fig. 2. Notice that the
MEP length field here is the total length (in bytes) of the MEP including
the 3 word MEP header.
2.2 MEP sub-header
Each event in a MEP contains again a one word (32 bits) MEP sub-header.
Its format, defined in Ref. [1], is shown in Fig. 3. The length field here is the
length (in bytes) of the event excluding the MEP sub-header word.
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Figure 2: MEP header
Figure 3: MEP sub-header
2.3 Bank header
Each Data Bank in an Event is preceded by a bank header. Its format,
defined in Ref. [1], is shown in Fig. 4.
Figure 4: Bank header
• The Bank Length is the length (in bytes) of the bank data excluding
the padding at the end but including the Bank header of eight bytes (2
words). Notice that in zero-suppress process mode the Outer Tracker
will have a byte padding for each GOL, that has to be taken into
account in the bank length calculation.
• The Source ID will be an identifier of the TELL1 board (i.e. 0x1 to
0x30 for the Outer Tracker).
• The Bank Version gives the software version number for the DAQ (e.g.
0x1 for DC06).
• The Bank Type identifies the content of the bank:
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– 12 (0xC): processed bank;
– 32 (0x20): RAW data bank;
– 33 (0x21): Error bank.
Notice that these Bank Type values, the Source ID and the Bank Ver-
sion number are declared in the TELL1 configuration file.
3 Bank data
Three data banks are foreseen for the Outer Tracker:
• Processed bank. Two processed data formats are foreseen:
– Zero Suppressed;
– Hit Maps;
• RAW bank (the original OTIS data);
• Error bank (generated in case of error, providing the details of the
failure mode.
While RAW banks (”force raw bank” bit in the TELL1 configuration file or
dynamically by trigger type 0x5) and Error banks (”force info bank” bit in
the TELL1 configuration file or automatically if an error occurs) are only
generated on request, the Processed Bank always exists in an event, even in
the absence of any valid hit in the corresponding part of the Outer Tracker.
The sequence of these three banks is fixed:
• Processed Bank - RAW Bank - Error Bank
• Processed Bank - Raw Bank
• Processed Bank - Error Bank
• Processed Bank
3.1 Processed Bank
The format of the Processed Bank is illustrated in Fig. 5. It starts with
the header shown in Fig. 4 (Bank Type 0xC identifies a Processed Bank)
followed by an “OT specific” header word (32 bits), defined as in Tab. 1.
The remaining part of the bank consists of a number (1...24) of GOL data
blocks.
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Figure 5: Outer Tracker processed data bank structure
Each GOL data block starts with a GOL header, followed by the actual
data. The format of the GOL header, following closely that defined in Ref. [2],
is shown in Tab. 2: it contains the total number of hits in the GOL data block,
some reduced info from the four OTIS headers, the processed data type (zero
suppressed or hitmap), and a GOL ID, uniquely identifying the position of
the GOL in the detector according to the address scheme described in Ref. [3]
and shown in Tab. 3. All GOL links (enabled in the TELL1 configuration
file) will produce a GOL header word, even in the absence of valid hits in
the corresponding Front-End Electronics.
The data in the GOL data block can be either in zero-suppress or in
hitmap format. The two modes can be configured separately for each link
(GOL). Data are generated only if there are valid hits in the corresponding
Front-End Electronics: in zero-suppress mode, two bytes per hit are used;
the hitmap format has a fixed size of 16 bytes. The format of the processed
data follows closely that defined in Ref. [2]. In zero-suppress mode, as shown
in Tab. 4, each 16-bits hit word carries a 7-bits straw ID, identifying the
OTIS (2 bits) and the channel (5 bits), and an 8-bit drift time; the data is
padded to 32-bits words. In hitmap mode, as shown in Tab. 5, no driftime
information is available.
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Bit(31..28) not used, all 0
Bit(27..25) trigger type
Bit(24) general error flag
Bit(23..16) bunch counter
Bit(15..0) number of enabled GOLs
Table 1: OT specific header
Bit(31..24) number of hits in GOL (module)
Bit(23) optical data transmission ok
Bit(22) data process mode (1: zero-suppress mode / 0: hitmap mode)
Bit(21..19) OTIS3 status from OTIS header (SEU, buffer overflow, truncation)
Bit(18..16) OTIS2 status from OTIS header (SEU, buffer overflow, truncation)
Bit(15..13) OTIS1 status from OTIS header (SEU, buffer overflow, truncation)
Bit(12..10) OTIS0 status from OTIS header (SEU, buffer overflow, truncation)
Bit(9..0) GOL ID










Bit(7..0) encoded drift time
Table 4: GOL data in zero-suppress mode (16 bits per hit)
word 0, Bit(31..0) hitmap of OTIS 0;
one bit per straw channel
(bit(31) corresponds to channel 31, bit(0) to channel 0)
word 1, Bit(31..0) hitmap of OTIS 1;
one bit per straw channel
(bit(31) corresponds to channel 31, bit(0) to channel 0)
word 2, Bit(31..0) hitmap of OTIS 2;
one bit per straw channel
(bit(31) corresponds to channel 31, bit(0) to channel 0)
word 3, Bit(31..0) hitmap of OTIS 3;
one bit per straw channel
(bit(31) corresponds to channel 31, bit(0) to channel 0)
Table 5: GOL data in hitmap mode (4 words a´ 32 bits)
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3.2 RAW bank
The format of the RAW Bank is illustrated in Fig. 6. It starts with the bank
header shown in Fig. 4 (Bank Type 0x20 identifies a RAW Bank) followed by
the data from the enabled PreProcessing (PP) FPGAs (PP0–PP3). Each
PP FPGA on the TELL1 board can handle up to six optical links. Each
PP data block (PPx data) contains the data from the OTIS chips in their
integrity (36 bytes per OTIS: 4 bytes for the OTIS header and 32 bytes for
the OTIS data), plus an event information block, in the following sequence:
• data from “even” OTIS’ (OTIS 0 and OTIS 2) (6 links, 108 words);
• data from “odd” OTIS’ (OTIS 1 and OTIS 3) (6 links, 108 words);
• event information section (17 words).
Figure 6: Outer Tracker RAW data bank structure
The amount of data in the “even” and “odd” data block is:
36 bytes/OTIS× 2OTIS/link× 6 links = 432 bytes = 108words.
The actual sequence of the data is shown in Fig. 7 e.g. for the “even” OTIS’
block: links are multiplexed in three consecutive 32-bit words, links 0, 2, and
4 using bits 15..0, and links 1, 3, and 5 using bits 31..16.
The total length of the RAW bank will depend on the number of enabled
PP FPGAs. The TELL1 board has 4 PP FPGAs, but only 2 are connected
to the Front-end Electronics of the Outer Tracker. Therefore, normally only
two PP are enabled, while the data block of the two unused (disabled) PP
FPGAs will not be sent (for debugging and commissioning all 4 PP FPGAs
may be used).
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Figure 7: Data arrangement in the RAW bank
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The Event Information section is used to qualify and debug an event,
mainly providing detailed information about the event fragments coming
from the OTIS chip. Its format is given in Fig. 8 and Tab. 6.




Bit(30) data generator enable (TELL1 internal data generator)
Bit(29) ECS trigger (trigger not generated by TTC)
Bit(28..24) not used, all 0
Bit(23..21) trigger type
Bit(20..16) bank list (’0’ & RAW bank & ”111”)
Bit(15..12) detector ID (0x3 for OT)
Bit(11..0) bunch counter
W2 (EvID)
Bit(31..0) 32 bit L0 event counter
W3 (OT specific header)
Bit(31..28) not used, all 0
Bit(27..25) trigger type
Bit(24) general error flag for this PP FPGA
Bit(23..16) bunch counter
Bit(15..0) number of enabled GOLs in this PP FPGA
W4 (Event sync status0) (for the 6 bit wide vector, one bit for each link)
Bit(31..30) PP FPGA chip address (”00” for PP0, ... ”11” for PP3)
Bit(29..24) event buffer full (the rx-buffer is full for this event)
Bit(23..18) event buffer empty (the rx-buffer is empty for this event)
Bit(17..12) event size error (still not working in version v1.8 )
Bit(11..6) TLK transmission error
Bit(5..0) GOL ID not equal
W5 (Event sync status1) (for the 6 bit wide vector, one bit for each link)
Bit(31..18) not used, all 0
Bit(17..12) GOL has hits
Bit(11..6) optical link clock not active
Bit(5..0) link (GOL) disabled
W6-W17 contains the OTIS chip status (16 bits for each OTIS)
Bit(15..14) not used, all 0
Bit(13) set to 1, if bit(19) in the received OTIS header is not ’1’
Bit(12) OTIS disabled
Bit(11) OTIS bunch counter not equal to the one from the TTC
Bit(10) OTIS event counter not equal to the one from the TTC
Bit(9) OTIS ID wrong (not ”00”... ”11” for OTIS 0 ... 3)
Bit(8) expected OTIS ID wrong
Bit(7) OTIS oﬄine
Bit(6) OTIS oﬄine zero (no ID different from 0x000 found)
Bit(5..0) number of hits in this OTIS
Table 6: Event information block in detail
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3.3 Error Bank
The format of the Error Bank is illustrated in Fig. 9. It starts with the bank
header shown in Fig. 4 (Bank Type 0x21 identifies an Error Bank) followed
by the errors from the enabled PP FPGAs.
The detailed meaning of the various “E”-fields is illustrated in Tab. 7.
Notice that the content of the fields W1-W17 is identical to that in the
Event Info block of the RAW bank (see Sect. 3.2).
Figure 9: Error bank structure
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E1
Bit(31..16) length of the processed bank in this PP FPGA (in bytes)
Bit(15..0) constant value 0x0000
E2
Bit(31..16) If this PP FPGA is used and the event part is not correct,
this field is 0x0038. Otherwise it is 0x0000 and the words
W4-W17 will not exist.
Bit(15..0) constant value 0x8E00
E3
Bit(31..16) length of the processed bank in this PP FPGA (in bytes)
Bit(15..0) constant value 0x8E01
E4
Bit(31..0) constant value 0x00008E02
E5 (This word is added only if the RAW bank exists)
Bit(31..16) RAW bank length 0x03A4 if this PP FPGA is used.
Otherwise 0x0000.
Bit(15..0) constant value 0x8E03
Table 7: Content of the “E” fields in the Error Bank
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4 Event size calculation
The TELL1 board is provided with four 1 Gigabit Ethernet ports. At a maxi-
mum L0 trigger rate of 1.11111MHz it could then support a data throughput
of:
4× 109 bits/s/event
1.11111× 106 s−1 ' 3600 bits/event = 450 bytes/event.
However, considering the network payload, the process costs and adding a
safety factor, one can assume a data throughput of 320 bytes (80 32-bit
words) per event under full trigger rate.
The event size of an OT MEP can be estimated assuming that each
TELL1 board will have 9 optical links connected.
Hitmap mode
As shown in Tab. 8, a TELL1 producing processed data in hitmap mode will
provide a one-event MEP with a size of 197 bytes, assuming that the MEP
factor is set to 12 and that no errors are generated. This is compatible with
the TELL1 output bandwidth of 320 bytes per event.
3 words (MEP header)/12 (MEP factor)
+ 1 word (MEP sub-header)
+ 2 words (bank header)
+ 1 word (OT specific header)
+ 9 words (9 GOL headers)
= 13.25 words
+ 9x4 words (hitmap words for each GOL)
= 49.25 words
= 197 bytes/event
Table 8: Event size calculation in hitmap mode
Zero-suppress mode
In zero-suppress mode, while the total size of the various headers is the same





























Table 9 summarizes the size of a one-event MEP in zero-suppress mode. A
MEP size of 80 words, compatible with the TELL1 output bandwidth of 320
bytes per event, corresponds then to an average occupancy of 11.6%.
3 words (MEP header)/12 (MEP factor)
+ 1 word (MEP sub-header)
+ 2 words (bank header)
+ 1 word (OT specific header)
+ 9 words (9 GOL headers)
= 13.25 words
+ (576×Occ [%]) words
= 13.25 + (576×Occ [%]) words
Table 9: Event size calculation in zero-suppress mode
Error Banks
Since by default only two PP FPGAs are connected to the OT Front-end
Electronics and enabled, the size of an Error Bank will be of 60 words, as
shown in Tab. 10. Once an Error Bank is generated, its size adds up to the
MEP size, the additional data throughput depending of course on the error
rate.
+ 2 words (bank header)
+ 2× 21 words (enabled PP FPGAs)
+ 2× 8 words (disabled PP FPGAs)
= 60 words
= 240 bytes/event
Table 10: Calculation of the data size added by each Error Bank
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5 Compatibility with LHCb-2004-033 [2]
The OT DAQ data format described in this note is based on that defined
in Ref. [2] (see Tab. 11), with a few changes introduced to satisfy the re-













ErrorProgation from TELL1 [31..24]
Trigger-Type[23..20]
Bunch ID [19..8]




GOL Header GOL 0 Header
GOL 0 Data
Hit Data 0, Hit Data 1
Hit Data 2, Hit Data 3,
...
GOL 1
GOL Header GOL 1 Header
GOL 1 Data
Hit Data 0, Hit Data 1




Table 11: OT DAQ data format described in LHCb-2004-033 [2]
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LHCb-2004-033 Now Comment
Bank size (32b) Bank length (16b) 16 bits = maximum
in Bank header length of 64 kB
Magic pattern (32b) Magic pattern 0xCBCB see Ref. [1]
(16b) in bank header
Source ID (16b) Source ID (16b) LHCb-wide definition
in bank header
Bank type (16b) Version + Type (16b) LHCb-wide definition
in bank header
L1-ID (32b) Removed No L1 trigger in the
1MHz readout scheme
L0-ID (24b) L0-EvID (16b) for each
event in MEP sub-header,
L0-EvID (32b) of the first
event inside the MEP
in MEP header.
Error A general error flag bit The error propagation
propagation (8b) in the OT specific header, is seperated into a flag
detailed information and the error bank.
in the error bank.
Trigger type (4b) Trigger type (3b) in TTC uses only 3 bits
OT specific header for the trigger type
Bunch ID (12b) Bunch counter (8b) in OTIS sends only
OT specific header 8 bits BxID
Number of GOL (8b) Number of GOL (16b) in To be compatible with
OT specific header the current
TELL1 framework
GOL header GOL header Hit number is reduced
to 8b (0-255). One bit
saved to identify the
the data format
of this GOL block
GOL data GOL data hitmap mode OR
zero-suppress mode
Table 12: Changes from LHCb-2004-033 [2] to the present note
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6 Debugging support
For debugging and commissioning the following features are provided:
• RAW bank: if requested by the ”force raw bank” bit in the TELL1
configuration file or dynamically by trigger type 0x5, the unprocessed
(“raw”) data bank will be sent in addition to the processed bank. Using
the raw data, one can re-process them oﬄine to cross-check the TELL1
internal algorithm. Given the large event size (see Sect. 4), the trigger
rate should not exceed 10 kHz.
• Error bank: The error bank has all the detailed information, e.g. event
synchronisation result, OTIS status etc. In normal running conditions,
this bank is only sent out if an error is detected, but it can be forced
by setting a bit in a TELL1 control register.
• Histograms: Hit histograms (per channel) and drift time distributions
(per OTIS) are filled in the TELL1 and made available via the Exper-
iment Control System (ECS).
7 C program example
A C function to parse the MEP block and each data field can be found in
the TELL1 CCPC support library, which can be downloaded from:
http://lphe.epfl.ch/ ghaefeli/VHDL Framework.htm
Download the c code only.zip of the latest release version available and find
the ”parse mep” function in the ”tell1lib/tell1oﬄine.h”.
There is also a C++ class called ”OTevent” that provides a number of
methods to read MEPs from a buffer or file, perform a number of cross checks
and write out the data to file in various formats. It can be used both in the
on- (e.g. gbe sniffer) and off-line software. This class is not available in the
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